ABSTRACT
INTRODUCTION
The ring oscillator is the most widely manufactured integrated circuit of all. Ring oscillators are being used by semiconductor foundries on every semiconductor wafer to monitor the power dissipation, delay, jitter of fabricated CMOS inverters. A particular measurements pattern of oscillation frequency determines which wafers are to be accepted and which are to be rejected. The ring oscillator is basically a closed loop comprised of an odd number of identical inverters, which form an unstable negative feedback circuit. The period of oscillation of ring oscillator is the twice the sum of the gate delays in the ring comprises of inverters. A voltage controlled ring CMOS inverter based oscillator is first used for clock recovery in an Ethernet controller [1] . Since then, the ring oscillator has become a widely used component in the communication. Now a days, almost all ring oscillators use differential delay stages [2] , because of their greater immunity to supply disturbances. Thus, the ring oscillator is comparitively very compact as compared to LC resonator based oscillator. A significantly large number of ring oscillators take up the very small chip area. It can also oscillate at very high frequencies i.e.; at very short periods limited only by the sum of a few gate delays. The maximum oscillation frequency of ring oscillator is always higher than the relaxation oscillator. There has been a stream of publications since the early 80s on analytical estimation of delay in chains of CMOS inverters, and since the mid 90s on estimation of jitter in ring oscillators. However, the analysis for gate delay becomes increasingly non intuitive as it gets more accurate, and the latest editions of textbooks on VLSI designs [3] , [4] hold that is better to use the simplest possible analysis for a first order estimate of gate delay and then refine it with simulation. VCO is the most important part of the PLL. It generates the required frequency. The VCO used in the PLL is a ring oscillator having nine differential buffer stages.
CMOS Delay
Propagation delay ( t d ) is defined as the time between when the input crosses the switching threshold [3] or toggle point (V m ) of the inverter to when its output crosses the toggle point of next inverter in a chain. The first publications on the subject estimated delay by the time for the output voltage of an NMOS and CMOS inverter driving the capacitance of the next stage to cross the trip point in response to an input step [ Fig. 3(a) ]. However, the input waveforms in a practical logic chain are not ideal steps but have a finite slop, which in the case of a chain of identical stages is the same at the input and output of each inverter with opposite sign. This has led to a refined calculation based on step response delay which takes into account of the finite slope of the input ramp [6] [ fig. 3(b) ].Generally, for large fanouts, a longer propagation delay than an input step is calculated. Yet better estimates of propagation delay continue to be published; for example, [7] gives a surprisingly complicated but complete analytical expression for delay, given that the circuit in question contains only an NFET, a PFET, and a capacitor. The complexity of these analyses forces designers to continue to use simple estimates based on RC delay for hand calculation, which are refined on timing simulations [3] , [4] . When the fanout is one as in a ring oscillator, simple but reasonably accurate models of dynamics can suffice. In [8] it is shown that delay can be estimated within 10% by approximating a ramp with a delayed two level step input. The delay in the first step is the time it takes the ramp to reach the inverter toggle point, and the delay in the second step depends on the load capacitance and the ramp rate at the input.
Ring Oscillator Jitter
The first paper estimates jitter caused by FET noise in CMOS differential ring oscillators [9] cast the problem correctly in the time domain, by finding fluctuations in the instants when the output ramp in a delay element crosses the toggle point. This is similar to the analysis used to find jitter and phase noise depends on the voltage gain of the delay circuit. Experience tells us that voltage gain of the delay element should not matter as long as it is large; indeed, it can be infinite because delay and therefore jitter depend mainly on charge and discharge current and capacitance . It also gave the correct expression that links period jitter which we will define below with phase noise; subsequent analyses, including our own, show that this relationship holds for white noise sources. The paper does not address flicker noise. The second paper analyses the jitter focused on ring oscillator using ECL like BJT delay stages [11] . The analysis as well as the results were in the time domain, again defining jitter by fluctuations in instants of threshold crossings at each delay stage in a closed chain. There was no attempt to link jitter to phase noise. Both the papers take into account the time varying nature of the circuit by first analyzing the steady state RMS noise at equilibrium, with the load RC setting the noise bandwidth; and modeling exponential decay or builds up with this time constant to capture the time varying aspect of the large signal switching. The next paper [12] applies the concept of the impulse sensitivity function to the waveforms of a ring oscillator and from relation between the impulse sensitivity function and phase noise, deduces an approximate expression for phase noise. The latest analysis of the ring oscillator phase noise [13] explores details of the noise processes at the toggle point of the delay element but at the end offers no analytical expressions, simple or otherwise, for the phase noise or jitter. With this as background, this paper presents a comprehensive analysis of jitter and phase noise in both CMOS inverter based and differential ring oscillators, pinpointing the most important mechanisms whereby white and flicker noise manifest themselves. The physically based approach and simple resulting expressions should make it easy to design ring oscillators for a given jitter [14] . The design entry of the circuits is carried out in the schematic editor of Cadence Virtuoso Analog Design Environment using gpdk045 library. For performance analysis these circuits are simulated in Spectre simulator of Cadence tool. The transistor sizes obtained as above for a set of specifications are used to design the required ring oscillator circuit. The first ring oscillator is designed for nine stages of CMOS inverters and the W/L ratio which is 45nm CMOS Technology. Even numbered circular inverter chain cannot be used as a ring oscillator because the eventual or ultimate output is same as input in this case. Although, this sort of inverter configuration can be used as a data storage element between input and output. A ring oscillator can comprise of a mixture of inverting and non -inverting stages of nand gate but the number of stages should be odd like; 9, 11 etc. The oscillation period of ring oscillator is equal to the twice the sum of each and every individual stage delays. The ring oscillator must have the gain of greater than 1 at the intended frequency of oscillation. Even a small noise can cause the ring oscillator output to rise slightly. After having passed through the element of time delay, this small output voltage change will be clearly visible to the ring oscillator input. The negative gain of more than 1 for ring oscillator means that the output will change in the direction opposite to this input voltage. A change will be observed by an amount larger than the input value for a ring oscillator gain of greater than 1. A real ring oscillator only requires only power to operate; above a certain threshold voltage oscillations begin spontaneously. The increase in the number of stages of inverters in ring oscillator increases the total delay and thus decreases the frequency of oscillation. Also, higher supply voltage decreases the delay and increases the frequency of oscillation. In figure 4 , a transient analysis was performed to illustrate the effects of the parasitic parameters over the oscillation frequency and to observe the behavior of the waveform with respect to time e.g; for point M1,123.9 mV supply voltage is used at 764.1 ps by the 9 stages Ring Oscillator. This kind of result is due to glitches in the waveform.
RESULTS AND ANALYSIS

Figure 5. Waveform for Power consumption of 9 stages CMOS Ring Oscillator
The above figure is for the power for 9 stage Ring Oscillator and for point M2, 26.7 uW power dissipated at 703.2 ps and average power dissipated is 10.15x10 -6 W. Till this point, the curve of power consumed is linear because the CMOS transistor takes time to stabilize itself and after this point, a typical waveform for power consumed by Ring Oscillator is obtained which is drastically changing even a small change in time due to parasitic of the CMOS transistor. It is known from the above figure that the total harmonic distortion (THD) with respect to the PSS response over a range varying from -5 to 5. At point M0 i.e; at -3.649, the total harmonic distortion (THD) is 3.586x10 -4 and at point M1 i.e; at -.4011, the total harmonic distortion (THD) is 3.409x10 -4 . THD is the measurement of the distortion created from the RO's current draw. Lesser THD, for example, allows the components in a loudspeaker, amplifier or microphone or other equipment to make a violin sound like a violin when played back. THD is used to characterize the linearity of audio systems and the power quality of electric power systems. The waveform shown above is of 9 stages Ring Oscillator for compression point the with respect to the PSS Response over a range varying from 6.05 to 6.065. At point M2 i.e; at 6.063 dBm, the value of compression point is 9.983 dB. At some power level, the gain response of the device is reduced by a specific amount. This power level is called the compression point. Figure 9 . Waveform for Power Added Efficiency of 9 stages CMOS Ring Oscillator Waveform shown above is of 9 stages Ring Oscillator for the power added efficiency with respect to the PSS Response over a range varying from -5 to 5.At point M0 i.e; at -3.694, the power added efficiency is 1.424x10 3 and at point M2 i.e; at 2.859, the power is 1.415 x10 3 . Power Added Efficiency is basically method to rate the efficiency of power devices like ring oscillator. The figure shown above is of 9 Stage Ring Oscillator for the input noise with respect to the PSS response over a range varying from 1.8 to 2.2. At point M0 i.e; at 2 GHz, the input noise is 3.083kV/sqrt(Hz). It is actually a measure of how much noise a mic preamp will add to a microfone's signal. Waveform shown above is of 9 stages Ring Oscillator for the output noise with respect to the PSS response over a range varying from 1.8 to 2.2. At point M0 i.e; at 2 GHz, the output noise is -6.4 kV /sqrt(Hz). 
CONCLUSION
The nine stages CMOS ring oscillator design has successively been designed and executed using CMOS 45nm technology process in Cadence virtuoso environment. Also, various performance parameters like noise, delay, glitches etc. were analysed and reduced accordingly to optimize the efficiency of the nine stages ring oscillator. We improvised the previous research work by the author by obtaining the value of period jitter 0 at 933.5 ps, phase noise -6.4 kdBc/Hz, Total Harmonic Distortion (THD) 3.586 x10 -4 at point -3.649 and Power Added Efficiency 91.424 x10 3 at point -3.694.
